SPEC. No.	TQ3C-8EACO-E1CWJ24-01					
DATE	January 26, 2006					


SPEC

$\Gamma \cap \Gamma$		
FOR	•	
1 0 10	•	

<u>TYPE: KHS072VG1AB-G00</u>

CONTENTS

- 1. Application
- 2. Construction and Outline
- 3. Mechanical Specifications
- 4. Absolute Maximum Ratings
- 5. Electrical Characteristics
- 6. Optical Characteristics
- 7. Circuit Block Diagram
- 8. Interface Signals
- 9. Interface Timing Chart
- 10. Data and Screen
- 11. Input Timing Characteristics
- 12. Supply Voltage Sequence Condition
- 13. Backlight Characteristics
- 14. Lot Number Identification
- 15. Warranty
- 16. Precautions for Use
- 17. Reliability Data / Environmental Test
- 18. Outline Drawing



KYOCERA CORPORATION KAGOSHIMA HAYATO PLANT LCD DIVISION

This specification is subject to change without notice. Consult Kyocera before ordering.

Origin	riginal Designed by :Engineering Dept. Confi			Designed by :Engineering Dept.				
Issue I)ate	Prepared	Checked	Approved	Checked	Approved		
November 1	0, 2003	y Yamazaki	X. Mistrino	M.Fujitani	4 Matoumoto	S. Hopski		

Caution

- 1. This Kyocera LCD module has been specifically designed for use only in electronic devices in the areas of audio control, office automation, industrial control, home appliances, etc. The modules should not be used in applications where module failure could result in physical harm or loss of life, and Kyocera expressly disclaims any and all liability relating in any way to the use of the module in such applications.
- 2. Customer agrees to indemnify, defend and hold Kyocera harmless from and against any and all actions, claims, losses, damages, liabilities, awards, costs, and expenses, including legal fees, resulting from or arising out of Customer's use, or sale for use, of Kyocera modules in applications.
- 3. Kyocera shall have the right, which Customer hereby acknowledges, to immediately scrap or destroy tooling for Kyocera modules for which no Purchase Orders have been received from the Customer in a two-year period.

Revision Record

		T				- -		
Date		Design	ed by:	y: Engineering Dept. Confirmed by: QA Dep				
Date		Prepa	red	Checked	Approved	Checked	Approved	
Jan. 26,	2006	y . Yami	zaki	N. Mishino	MiFujiTanj	4. Matsumoto	S. HOJONA	
Rev. No.	Da	te	Page	7	Desc	riptions		
01	Jan. 26	6, 2006	All page	Delete ()				
			1	1. Applicatio ~Add comm	n ent "『RoHS C	ompliance』"		
			6	6-2. Transmis ~Change C		wing angle rang	ge"	
			11	"DF9B-31P- ∼Change R	CD side conne 1V" → "DF9B- ecommended ma 1V" → "DF9B-	31P-1V(32)" tching connecto	or	
				8-2. CFL ~Add Reco "SM02-(8	mmended match .0)B-BHS-1-TB	ing connector (LF)(SN) (JST)	· · · (RoHS)"	
			19	14. Lot Numbe ∼Change "	r Identificat YEAR","CODE"	ion		
			22	18. Outline D ∼Change D	rawing rawing(RoHS C	ompliance)	8 8	

1. Application

This data sheet defines the specification for a (640×R.G.B) ×480 dot, STN Transflective color dot natrix type Liquid Crystal Display with CFL backlight. ${}^{\mathbb{F}}$ RoHS Compliance ${}^{\mathbb{F}}$

2. Construction and Outline

 $(640 \times R.G.B) \times 480 \text{ dots}, COB type LCD with CFL backlight.}$

Backlight system : Side-edge type CFL (1 tube).


Inverter : Option.

Recommended Inverter: PH BLCO8-K2 (H TACH MEDIA ELECTRONICS)

or equivalent.

Polarizer : Gare treatment.

Additional circuit : Bias voltage circuit, Randomizing circuit, DCDC converter



This drawing is showing conception only.

3. Mechanical Specifications

ITEM	SPECI FI CAII ON	UNT
Outline dimensions	179.3 (W) \times 130.5 (H) \times 6 (D)	mm
Effective viewing area	147.9 (W × 111.4 (H)	nm
Dot number	(640×R, GB) (W) × 480 (H)	Dot s
Dot size	0.056 (W) × 0.208 (H)	nm
Dot pitch	$0.076 \text{ (W)} \times 0.228 \text{ (H)}$	mm
□ spl ay col or *1	White *2	_
Base color *1	Black *2	_
Mass	170	g

^{*1} Due to the characteristics of the LC material, the color vary with environmental temperature.

*2 Negative-type display

Display data "H": RGB Dots ON: White Display data "L": RGB Dots OFF: Black

4. Absolute Maximum Ratings

4-1. Electrical absolute maximum ratings

I TEM	SYMBOL	MN	MAX.	WT
Supply voltage for logic	VDD	0	6.0	V
Supply voltage for LCD driving	VCONT	0	VDD	V
Input Signal voltage *1	Vi n	0	VDD+0.3	V

^{*1} Input signal : CP, LOAD, FRM, DISP, HD0~HD7, LD0~LD7

4-2. Environmental absolute maximum ratings

ITEM		SYMBOL	MIN	MAX	UNT
Operating temperature	* 1	Тор	0	50	°C
Storage temperature	*2	Тѕто	- 20	60	°C
Operating humidity	*3	Њр	10	*4	%RH
Storage humidity	*3	Н _{то}	10	*4	%RH
Vi brat i on		_	*5	*5	_
Shock		_	*6	*6	_

- *1 LCDs display quality shall not be guaranteed at the temperature range of : below $0^{\circ}C$ and upper $40^{\circ}C$.
- *2 Temp. = -20°C < 48 h , Temp = 60°C < 168 h Store LCD panel at normal temperature/humidity. Keep it free from vibration and shock. LCD panel that is kept at low or high temperature for a long time can be defective due to the other conditions, even if the temperature satisfies standard. (Please refer to 16. Precautions for use as detail).
- *3 Non-condensation.
- *4 Temp. \leq 40°C, 85% RH Max. Temp. > 40°C, Absolute Humidity shall be less than 85% RH at 40°C.

*5

Frequency	10∼55 Hz	Converted to acceleration value:
Vibration width	0.15 mm	$(0.3\sim9 \text{ m/s}^2)$
Int er val	10-55-10 Hz	1 minute

2 hours in each direction $\ensuremath{\mbox{\sc y}}\mbox{\sc y}\mbox{\sc Z}$ (6 hours as total) ELAJ ED 2531

*6 Acceleration: 490 m/s^2 Pulse width: 11 ns

3 times in each direction: $\pm X \pm Y \pm Z$.

EI AJ ED 2531


5. Electrical Characteristics

5-1.
$$VDD = 3.3V$$

$$VDD = +3.3V \pm 0.3V$$
, Temp. = $0 \sim 50^{\circ}C$


ITEM	SYMBOL	CONTION	MN	TYP.	MAX.	ШT
Supply voltage for logic	VDD	_	3.0	3.3	3.6	V
LCD driving voltage *1	Vop = VONT	0 °C	0.80	1	_	V
	vop = vcan	25 °C	1.35	1.95	2, 55	V
		50 °C	_	_	2.80	V
Input voltage	Vin	"H" l evel	0.8VDD	_	VDD	V
		"L" level	0	_	0. 2VDD	V
Olock frequency	f cp		4. 03	4.32	10.0	MHz
Frame frequency *2	f frm		70	75	80	Ηż
Current consumption for logic	IDD	_	_	126	189	mA
Power consumption	Pdi sp		_	416	624	m W

- *1 Maximum contrast ratio is obtained by adjusting the LCD supply voltage (Vop = VCONT) for driving LCD.
- *2 In consideration of display quality, it is recommended that frame frequency is set in the range of 70-80Hz. When you have to use higher frame and clock frequencies, confirm the LCDs performance and quality prior to finalizing the frequency values: Cenerally, as frame and clock frequencies become higher current consumption will get bigger and display quality will be degraded.
- *3 Display high frequency pattern, (see below). VDD = 3.3V , Vop = VCONT , f $_{\rm FRM}$ = 75 Hz , f cp = 4.32MHz , Temp. = 25°C Pattern:



ITEM	SYMBOL	CONTION	MN	TYP.	MAX.	UNT
Supply voltage for logic	VDD	_	4.75	5.0	5. 25	V
LCD driving voltage *1	Von VOONT	0°C	0.80	_	_	V
	Vop=VCONT	25 °C	1.35	1.95	2. 55	V
		50 °C	_	_	2.80	V
Input voltage	Vi n	"H" l evel	0.8VDD	_	VDD	V
		"L" l evel	0	_	0. 2VDD	V
O ock frequency	f cp		4.03	4.32	16.0	MHz
Frame frequency *2	f frm		70	75	80	Ηź
Current consumption for logic	IDD	*3	_	86	129	mA
Power consumption	Pdi sp		_	430	645	тW

- *1 Maximum contrast ratio is obtained by adjusting the LCD supply voltage ($Vop = VCON\Gamma$) for driving LCD.
- *2 In consideration of display quality, it is recommended that frame frequency is set in the range of 70-80Hz. When you have to use higher frame and clock frequencies, confirm the LCDs performance and quality prior to finalizing the frequency values: Cenerally, as frame and clock frequencies become higher, current consumption will get bigger and display quality will be degraded.
- *3 Display high frequency pattern, (see below). VDD=5.0V, Vop=VCONT, $f_{FRM}=75~Hz$, fcp=4.32MHz, $Temp.=25^{\circ}C$ Pattern:



6. Optical Characteristics

6-1. Reflective mode

Measuring Spot = ϕ 6mm , Temp. = 25°C

I TEM	ITEM		NO IT EMOD	MIN	TYP.	MAX.	UNT
Dognong o Time	Ri se		$\theta = \phi = \theta$	_	200	300	ns
Response Time	Down	Td	$\theta = \phi = \theta$	_	150	250	ns
Contrast ratio		Œ	$\theta = \phi = \theta$	4.5	9.0		_
Ref l ect ance		ρ		5. 0	10.0	_	%

Optimum contrast is obtained by adjusting the LCD driving voltage(Vop) while at the viewing angle of $\theta = \phi = 0^{\circ}$.


6-2. Transmissive mode

Measuring Spot = ϕ 6mm , Temp. = 25°C


ITEM		SYMBOL	CONTITION		MN	TYP.	MAX.	UNT
Dogwana ti na	Rise	Tr	$\theta =$	φ=0°	_	200	300	ns
Response time	Down	Td	$\theta =$	φ=0°	_	150	250	ns
Vi ewi ng angl e	range	θ		Upper	_	40	_	deg.
		θ	(D)>2	Lower	_	30	_	
		1	CR≧2	Left	_	50	_	deg.
		φ		Ri ght	_	50	_	
Contrast ratio	ı	CR	$\theta = \phi = 0^{\circ}$		12.5	25.0	_	_
Bri ght ness		L	IL≔5.0mA		15.0	30.0	_	cd/m²
Chronaticity coordinates	Red	X	0	A 0°	0.36	0.41	0.46	
coor or hat es		У	0 =	$\phi = 0^{\circ}$	0.23	0.28	0.33	
	Green	X	0	φ=0°	0.23	0.28	0.33	
		У	0 =	ψ=0	0.31	0.36	0.41	
	Bl ue	X	$\theta = \phi = 0^{\circ}$		0. 15	0.20	0.25	_
		У			0. 16	0.21	0. 26	
	White	X	0	4 -0°	0.24	0.29	0.34	
		у	$\theta =$	φ=0°	0. 25	0.30	0.35	

Optimum contrast is obtained by adjusting the LCD driving voltage(Vop) while at the viewing angle of $\theta = \phi = 0^{\circ}$.


6-3. Definition of Vop




6-4. Definition of response time



6-5. Definition of viewing angle



6-6. Measurement nethod of reflectance



6-7. Definition of Contrast (Reflective Mode)


6-8. Definition of Contrast (Transmissive Mode)

$$CR(Contrast) = \frac{Brightness at all pixels "White"}{Brightness at all pixels "Black"}$$


6-9. Definition of Reflectance:

$$\rho \, (\, \text{Reflect ance}) = \, \frac{\text{Measured Reflection Bright ness}}{\text{Reflection Bright ness against Standard White Board}} \, \, \times \, \, 100(\,\%)$$


6-10. Measuring points



- 1) Rating is defined as the average brightness inside the viewing area.
- 2) 30 minutes after CFL is turned on. (Ambient Temp. = 25°C)
- 3) The inverter should neet the eccentric conditions;
 - -Sine, symmetric waveform without spike in positive and negative.
- 4) Méasuring Inverter: PHBLCO8-K2(HTACH MEDIA ELECTRONICS)



7-1. Power supply



8. Interface signals

8-1. LCD

PI N No.	SYMBOL	DESCRI PII ON	LEVEL
1	LD4	Display data (Lower column)	H(OV), L(OFF)
2	VSS	(N)	_
3	LD5	Display data (Lower column)	H(OV), L(OFF)
4	FRM	Synchronous signal for driving scanning line	Н
5	LD6	Display data (Lower column)	H (ON) , L((CFF) H → L
6	LOAD	Display data (Lower column) Data signal latch clock	
7	LD7	Display data (Lower column)	H, OV, , L(OFF)
8	VSS	OD	_
9	VSS	GND .	_
10	P	Data signal shift clock	$H \rightarrow \Gamma$
11	LDO	Display data (Lower column)	H, ON, L(OFF)
12	VCONT	LCD adjust voltage	_
13	LDI	Display data (Lower column)	H, ON, L(OFF)
14	VDD	Power supply for logic	_
15	VSS	$\overline{\text{CND}}$	_
16	VDD	Power supply for logic	_
17	LD2	Display data (Lower column)	H, CN, L(CFF)
18	DI SP	Display control signal	H, ON, L(OFF)
19	TD8	Display data (Lower column)	H, CN, L(CFF)
20	NC	No connect	_
21	VSS	(AD	_
22	HD3	Display data (Upper column)	H, ON, L(OFF)
23	HD4	Display data (Upper column)	H, CN, L(CFF)
24	H22	Display data (Upper column)	H, ON, L(OFF)
25	НЪ	Display data (Upper column)	H, CN, L(CFF)
26	HDI	Display data (Upper column)	H(O), L(OFF)
27	VSS	(N)	_
28	HD0	Display data (Upper column)	H, CN, L(CFF)
29	HD6	Display data (Upper column)	H, CN, L(CFF)
30	VSS	GND .	_
31	HD7	Display data (Upper column)	H, ON, L(OFF)


LCD side connector : DF9B-31P-1V(32) (HROSE)
Recommended matching connector : DF9B-31S-1V(32) (HROSE)

8-2. CFL

PI N No.	SYMBOL	DESCRI PTI ON				
1	HOT	Inverter output high voltage side				
2	NC	_				
3	CCLD	Inverter output low voltage side				

LCD si de connect or : BHR-03VS-1 (JST) Recommended natching connector : BHR-03VS-1 (JSI)
: SM02-(8.0) B-BHS-1 (JSI)
: SM02-(8.0) B-BHS-1-TB(LF)(SN) (JSI) · · · (RoHS)

9. Interface Timing Chart




- * The cycle of load signal should be stable and continuously applied without interruption.
- * The above-mentioned timing chart shows a reference to set up a LCD module, not an electrical rating.

10. Data and Screen

							Œ	IP ARE	EΑ					
	3/1		Yl			Y2			Y3		•••		Y640	
C H I P	XI ·	HD7 Rl	HD6 Gl	HD5 Bl	HD4 R2	HD8	HD2 B2	HDI R3	HD0	HD7 B3		HD2 R640	HDI (640	HD0 B640
A R	X240 X241													
E A	: : : : : : : : :	LD7 RI	LD6 Gl	LD5 Bl	LD4 R2	CS TD8	LD2 B2	LDI R3	GB LD0	LD7 B3		LD2 R640	LDI 0640	LD0 B640
	A 1 00						Œ	IP ARE	EA					_

11. Input Timing Characteristics



11-1. Switching characteristics (VDD = 3.3V)

Input Characteristics ; VDD = +3.3V \pm 0.3V, Temp. = $0\sim50$ °C

ITEM	SYMBOL	MN	MAX.	UNT
(P Cycl e *1,*2	tŒL	100	_	ns
CP "H" Pulse Wdth *2	t WULH	40	_	ns
CP "L" Pulse Wdth *2	t WLL	40	_	ns
CP Rise Up Time *2	trŒ	_	30	ns
CP Fall Down Time *2	tfŒ	_	30	ns
Data Set Up Time	t DS	30	_	ns
Data Hold Time	t DH	20	_	ns
LOAD "H" Pulse Width	t WZPH	100	_	ns
LOAD "L" Pulse Width	t WLPL	4900	_	ns
LOAD Cycl e *3	t LCL	5000	_	ns
CP→LOAD Delay Time	t CL	0	_	ns
LOAD→CP Delay Time *4	t LC	200- t WZPH	_	ns
Input Signal Rise Up Time	tr	_	30	ns
Input Signal Fall Down Time	tf	_	30	ns
FRM Data Set Up Time	t FS	100	_	ns
FRM Data Hold Time	t FH	30	_	ns

^{*1} CP Cycle is adjust so that FRM signal is 75Hz.

*2 The formula of condition $\begin{array}{ccc} \textcircled{1} & tr CP + tf CP \leq t CCL - (t WOLH + t WOLL) \\ \textcircled{2} & tr CP, tf CP \leq 30 \text{ ns} \\ Please use on condition that } \textcircled{1}, \textcircled{2} \text{ are filled.} \end{array}$

^{*3} LOAD Cycle is const.

^{*4} tLC ≥ 0

11-2. Switching characteristics (VDD = 5.0V)

Input Characteristics ; VDD = $\pm 5.0 \text{V} \pm 5\%$ Temp. = $0 \sim 50 \,^{\circ}\text{C}$

ITEM	SYMBOL	MN	MAX.	ШT
(P Cycl e *1,*2	tCL	62	_	ns
CP "H" Pulse Wdth *2	t WZLH	25	_	ns
CP "L" Pulse Wdth *2	t WULL	25	_	ns
CP Rise Up Time *2	trŒ	_	30	ns
CP Fall Down Time *2	tfŒ	_	30	ns
Data Set Up Time	t DS	25	_	ns
Data Hold Time	t DH	20	_	ns
LOAD "H" Pulse Width	t WZPH	50	_	ns
LOAD "L" Pulse Width	t WLPL	370	_	ns
LOAD Cycl e *3	t LCL	420	_	ns
CP→LOAD Delay Time	t CL	0	_	ns
LOAD→CP Delay Time *4	t LC	200- t VIZPH	_	ns
Input Signal Rise Up Time	tr	_	30	ns
Input Signal Fall Down Time	tf	_	30	ns
FRM Data Set Up Time	t FS	100	_	ns
FRM Data Hold Time	t FH	30	_	ns

^{*1} CP Cycle is adjust so that FRM signal is 75Hz.


*2 The formula of condition $\begin{array}{ccc} \textcircled{1} & tr CP + tf CP \leq t CCL - (t WOLH + t WOLL) \\ \textcircled{2} & tr CP, tf CP \leq 30 \text{ ns} \\ Please use on condition that } \textcircled{1}, \textcircled{2} \text{ are filled.} \end{array}$

^{*3} LOAD Cycle is const.

^{*4} tLC ≥ 0

12. Supply Voltage Sequence Condition

Always follow the power supply ON/ OFF sequence as specified below. Unless you follow the power supply ON/ OFF sequences, driving circuit in the LOD may irreparably break and / or DC voltage may be supplied to the LOD DC voltage induces irreversible electrochemical reactions on the screen and reduce LOD life.



- *1 DONOT re-start driving the LCD within 500ms after once turning off DISP signal.
- * Input signal: CP, LOAD, FRM, VCONT, HOO~HO7, LDO~LD7
- * The above sequence should be designed as to keep each normal figure on condition that liquid crystal module is loaded on your system.
- * Control the supply voltage sequence not to float all signal line when the LCD panel is driving.

13. Backlight Characteristics

CFL ratings


Temp. = $25^{\circ}C$

I TEM	SYMBOL	MN	TYP.	MAX	NOIE
Starting discharge Voltage	VS	_	_	935 Vrn s .	0 ℃
1	VS	_	_	650 Vrn s .	25 °C
Discharging tube current *2,*3	IL	2. OmArns.	5. OmArns.	6. OmArns.	_
Discharging tube voltage	VL	_	385Vrn s .		_
Operating life *4 IL=5.0 mArms.	Т	25, 000h	40,000h	_	_
Operating frequency	F	20 kHz	_	100 kHz	_

- *1 The Non-load output voltage (VS) of the inverter should be designed to have some margin, because VS may increase due to the leak current which may be caused by wiring of CFL cables. (Reference value: (1,216 Vrms MIN)
- *2 We recommend that you should set the discharging tube current at lower than typical value so as to prevent the heat accumulation of CFL tube from deteriorating a performance of the LCD.
- *3 Do not apply more than 6.0mA discharging tube current. Because CFL maybe broken due to over current.
- *4 When the illuminance or quantity of light has decreased to 50% of the initial value, average life time of CFL will be decreased when LCD is operating at lower and higher temperature.

14. Lot Number Identification

The lot number shall be indicated on the back of the backlight case of each LCD.



YEAR	2006	2007	2008	2009	2010	2011
CODE	6	7	8	9	0	1

MONTH	JAN	FEB.	MAR.	APR.	MAY	JUN
CODE	1	2	3	4	5	6

MONIH	JU.	ALG.	SEP.	ССТ.	NOV.	DEC.
CODE	7	8	9	X	Y	Z

15. Warranty

15-1. Incoming inspection

Please inspect the LCD within one nonth after your receipt.

15-2. Production Warranty

Kyocera warrants its LODs for a period of 12 noonths after receipt by the purchaser, and within the limits specified. Kyocera shall, by mutual agreement, replace or rework defective LODs that are shown to be Kyocera's responsibility.

16. Precautions for use

16-1. Installation of the LCD

- 1. Please ground either of the mounting (screw) holes located at each corner of an LCD module, in order to stabilize brightness and display quality.
- 2. A transparent protection plate shall be added to protect the LCD and its polarizers.3. The LCD shall be installed so that there is no pressure on the LSI chips.

- 4. The LOD shall be installed flat, without twisting or bending.
 5. The display window size should be the same as the effective viewing area.
- 6. In case you use outside frame of effective viewing area as outward appearance of your product, unevenness of its outward appearance is out of guarantee.
- 7. Do not pull the CFL lead wires and do not bend the root of the wires. Housing should be designed to protect CFL lead wires from external stress.
- 8. When you attach or detach a connector, do not make any stress such as a warp and a twist to the LOD Extremely strong stress may deteriorate a display quality like the LOD crack or line missing etc.
- 9. This Kyocera LOD module has been specifically designed for use in general electronic devices, but not for use in a special environment such as usage in an active gas. Hence, when the LOD is supposed to be used in a special environment, evaluate the LOD thoroughly beforehand and do not expose the LOD to chemicals such as an active gas.

16-2. Static Electricity

1. Since CMOS ICs are mounted directly onto the LCD glass, protection from static electricity is required. Operation should wear ground straps.

16-3. LCD Operation

- 1. The LCD shall be operated within the limits specified. Operation at values outside of these limits may shorten life, and/or harm display images.
- 2. Adjust "LOD driving voltage" to obtain optimum viewing angle and contrast.
- 3. Operation of the LOD at temperature below the limit specified many cause image degradation and/or bubbles. It may also change the characteristics of the liquid crystal. This phenomenon may not recover. The LCD shall be operated within the temperature limits specified.

16-4. Storage

- 1. The LCD shall be stored within the temperature and humidity limits specified. Store in a dark area, and protected the LCD from direct sunlight or fluorescent light.
- 2. Always store the LCD so that it is free from external pressure onto it.


16-5. Screen Surface

- 1. DO NOT store in a high humidity environment for extended periods. Image degradation, bubbles, and/or peeling off of polarizer may result.
- 2. The front polarizer is easily scratched or damaged. Prevent touching it with any hard material, and from being pushed or rubbed.
- 3. The LOD screen may be cleaned with a soft cloth or cotton pad. Methanol, or Isopropyl Alcohol navy be used, but insure that all solvent residue is removed.
- 4. Whiter may cause damage or discoloration of the polarizer. Clean any condensation or noisture from any source inmediately.
- 5. Always keep the LCD free from condensation during testing. Condensation may permanently spot or stain the polarizers.

17. Reliability Data / Environmental Test

TEST I TEM	TEST CONT TI ON	TEST TI ME	RESULT
High Temp. At mosphere	70°C	240 h	Display Quality: No defect Display Function: No defect Current Consumption: No defect
Low Temp. At mosphere			Low Temp. Bubble: None Solid Crystallization of Liquid Crystal: None Display Quality: No defect Display Function: No defect Current Consumption: No defect
High Tempo. Humidity Atmosphere	40°C 90%RH	240 h	Display Quality: No defect Display Function: No defect Peel-off of Organic Sealing: None Current Consumption: No defect
Temp. Cycle	-20°C 0.5 h R.T. 0.5 h 70°C 0.5 h	10 cycl es	Display Quality: No defect Display Function: No defect Peel-off of Organic Sealing: None Bubble on Cell: None
H gh Temp. Operation	50°C Vop	500 h	Display Quality: No defect Current Consumption: No defect

- * Each test itemuses a test LCD only once. The tested LCD is not used in any other tests.
- * The LCD is tested in circumstances in which there is no condensation.
- * The tested LCD is inspected after 24 hours of storage at room temperature and room humidity after each test is finished.
- * The reliability test is not an out-going inspection.
- * The result of the reliability test are for your reference purpose only. The reliability test is conducted only to examine the LCD's capability.



SPEC. No.	TQ3C-8EACO-E2CWJ27-00			
DATE	November 10, 2003			

FOR:

KYOCERA INSPECTION STANDARD

<u>TYPE:KHS072VG1AB-G00</u>

KYOCERA CORPORATION KAGOSHIMA HAYATO PLANT LCD DIVISION

Original	Designed by	:Engineering	Confirmed by	:QA Dept.	
Issue Data	Prepared	Checked	Approved	Checked	Approved
November 10, 2003	w. yano	M. Fyitani	H. Ohno	J. Joshida.	S. Hoyarolis

Revision Record

Do+o			Designed by:		Engineering Dept.		Confirmed by: QA Dept.	
Date			Prepared		Checked	Approved	Checked	Approved
Rev. No		Date		Page		Descriptio	ns	

Visuals specification

1)Note

Item	Note				
General	1. When defects specified in this Inspection Standards are inspected, operating voltage(Vop) shall be set at the level where optimized contrast is available. Display quality is applied up to effective viewing area. (Bi-Level INSPECTION)				
	 This inspection standard about the image quality shall be applied to any defect within the effective viewing area and shall not be applicable to outside of the area. Should any defects which are not specified in this standard happen, additional standard shall be determined by mutual agreement between customer and Kyocera. 				
	4. Inspection conditions				
	Luminance : 500 Lux minimum . Inspection distance : 300 mm (from the sample) Temperature : $25~\pm~5~$ °C Direction : right above				
Definition of Inspection item	Pinhole, Bright spot Black spot, Scratch Foreign particle	The color of a small area is different from the remainder. The phenomenon does not change with voltage.			
	Contrast variation	The color of a small area is different from the remainder. The phenomenon changes with voltage.			
	Polarizer (Scratch, Bubble, Dent)	Scratch, Bubble and Dent in the polarizer which can be observed in on / off state.			

2)Standard

Inspection item		Judgement	standard		
Pinhole, Bright spot Black spot, Foreign particle	a	٩			
	·		d = (a +	b) / 2	
	Category	Size (mm)	Acceptab	le number	
	A	$d \leq 0.2$	neglected		
		$0.2 < d \le 0.3$		5	
		$0.3 < d \le 0.5$		3	
	D 0	.5 < d		0	
Scratch, Foreign particle	L				
	Width (mm) Length (mm)		gth (mm)	Acceptable No.	
	A W ≦	€ 0.03		neglected	
	В		L ≦ 2.0	neglected	
	C 0.03< W	≤ 0. 1 2. 0 <	< L ≤ 4.0	3	
	D	4.0 <	< L	0	
	E 0.1 < W			According to Circular	
Contrast variation	Category A B 0	Size (mm) $d \leq 0.5$ $0.5 < d \leq 0.7$		b) / 2 le number lected 3	

Inspection item		Ju	dgement s	standard	
Polarizer (Scratch, Bubble, Dent)	(1) Scratch	L		W	
	Widt	h (mm)	Leng	gth (mm)	Acceptable No.
	A	W ≦ 0.1	_	_	neglected
	B 0.1 <	$\leq W \leq 0.3$		L ≦ 5.0	neglected
	C	" ≡ 0.0	5.0 <	L	0
	D 0.3 <	< W	_		0
	\mathbf{a}				q
			←	d = (a +	b) / 2
	Category	Size	<u> </u>		b) / 2 le number
	Category	Size	<u> </u>	Acceptab	
			(mm) ≤ 0.2	Acceptab neg	le number
	A	d	(mm) ≤ 0.2 ≤ 0.3	Acceptab neg	le number